

Reference Design # 0618

IRAC1166-100W

+16V Low-side Smart Rectification 100W Flyback Demo Board User's Guide

by

ISRAEL SERRANO

18 August 2006

1.0 INTRODUCTION

Generally, Schottky diodes are traditional devices use in passive rectification in order to have low conduction loss in secondary side for switching power supplies. The proliferations of synchronous rectification (SR) idea - which is mostly use in buck-derive topologies - have reached the domain of flyback application in recent years. The use of low-voltage-low-Rdson mosfet has become so attractive to replace the Schottky rectifiers in high current applications because it offers several system advantages such as dramatic decrease in conduction loss and better thermal management of the whole system by reducing the cost investment in heat sink and PCB space.

A number of techniques in the implementation of SR in flyback converters are continuously growing from a simple self-driven (secondary winding voltage detection) to a more complex solution using "current transformer sensing" or combinations of both to improve the existing technology. The idea has become quite complicated though and additional discrete devices have made the cost and part counts issue even worse. Moreover, the issue of reverse current conduction (-due to the delay in sensing the sharp drop of secondary current during turn-off phase of the SR) still lingers on in different input line/ output load conditions. The use of a simple fast-rate-direct-sensing of voltage drop across the mosfet (Vsd) using integrated solution has pave the way for a much simpler and effective means of controlling the SR mosfets as well as alleviating the reverse current and multiple-pulse gate turn-ON issues.

The objective of this user guide is to show the advantages of SR application using integrated IC approach and study the practical limits of the efficiency improvements vs. the normal rectification method.

2.0 GENERAL DESCRIPTION

The IRAC1166-100W demo board is a universal-input flyback converter with single DC output capable of delivering continuous 100W (@ +16V x 6.25A) during active rectification mode. This demo board is primarily designed to study synchronous rectification using IR1166 in low-side configuration to take advantage of simpler derivation of Vcc supply from converter's output. It is equipped with necessary jumpers to ease exploring the conduction behavior of synchronous rectifiers SRs in quasi-resonant mode, so discussion would be confined to variable frequency switching in Critical Conduction Mode.

It features the fast Vsd sensing of the IR1166 Smart Rectifier Control IC with gate output drive capability of 1.5Apk. It drives 2 pcs. of SRs in parallel (100V N-ch mosfet IRF7853 in SO-8 package with very low Rdson in its class : 18 m Ω max). This had greatly simplified the overall mechanical design for not having those bulky and heavy heat sinks normally seen in high current flyback design using passive rectification.

FIGURE 1. IRAC1166-100W SCHEMATIC DIAGRAM

2.1 IRAC1166-100W Demo Board Pictures

Figure 2A. Top side of the IRAC1166-100W Demo Board

Figure 2B. Bottom side of the IRAC1166-100W Demo Board

2.2 PCB Layout for IRAC1166-100W

Figure 3A. Top layer etch with silkscreen print

Figure 3B. Bottom layer etch with silkscreen print.

3.0 CIRCUIT DESCRIPTION

The PCB design is basically optimized as a test platform to evaluate of active rectification using Smart synchronous rectification and as well as basic features of flyback converter operating in quasi-resonant mode.

This demo board has 2-pin connector (CON1) for AC input and a time-lag type 3.5A fuse for input current overload protection. Minimum input filtering is provided (Cp1-Xcap) before AC input voltage (90-264VAC) is routed to a 6Amp-bridge rectifier (DB1).

Primary side controller (U2) basically drives the primary Mosfet Q1 to operate in Critical-Conduction mode to eliminate turn-ON switching loss thru ZVS (zero voltage switching only occurs when NVsec > Vdcin) or thru LVS (low-voltage switching when nVsec< Vdcin) to reduce capacitive losses of Q1 especially at high line condition. The switching frequency F_{sw} at full load varies from ~38 to ~76kHz typically from low to high input condition and falls back to minimum value (fixed ~ 6 -10kHz) to reduce input power during light load condition.

Auxiliary winding is loosely monitored by demagnetization pin4 of U2 through Dp3, Rp5 and Rp11 network that sets the OVP limit with Rp6 and Rp11 sets the over power limit of the converter.

Resonant capacitor Cp7 is added to augment the overall parasitic winding capacitance and the primary mosfet Q1's Coss to achieve ZVS and LVS at low and high input line condition respectively.

Optocoupler U3 provides isolated output voltage feedback to the primary side. The output voltage level across load connector CON2 (+16Vo) is monitored and regulated by the V/I Secondary error amplifier U4 (AQ105 or AS4305) that also manages the output current limiting function by monitoring the voltage across the RS25-26 current sense resistors.

The power stage of the secondary is using 2-SO8 low IRF7853 synch-fets (SR) in parallel to implement the low-side synchronous rectification. In this configuration, it is simpler to derive the Vcc supply for the U1 (IR1166 SO8-IC) controller directly from the DC output Vout. Jumper J5 is used to isolate U1's Vcc from Vout so that user may easily evaluate IC's power consumption especially during standby load condition. In the absence of a sensitive low current probe, the quiescent current Icc through Dp4 can be calculated from the differential voltage across the Rs17. The decoupling capacitor Cs17 and Cs18 provides additional filtering which is necessary to clean high frequency noise especially when U1 is driving several mosfets (SR1 // SR2) with high Qg parameters normally associated with high currentlow voltage mosfets.

The Vd and Vs sense pins monitor the voltage (Vsd) across the sync rect mosfets and proper attention was taken during PCB routing to ensure the integrity of differential voltage Vsd. This is done by directly taking the signal Vd from the drain pins of SR1//SR2 using a dedicated trace.

Probe points as well as redundant test hook points are provided to facilitate easy probing of essential test waveforms.

4.0 TEST CONNECTION AND SETUP DIAGRAM

4.1 Recommended setup for Voltage and Current probing

Fig. 4B Recommended probing of

secondary current waveform.

TUO

Fig. 4D Recommended probing of Vout's Ripple & Noise voltage.

5.0 CIRCUIT FEATURES

5.1 OVT setting:

The Offset Voltage Threshold can be easily selected by changing the position of jumper J3 according to system mode of operation as shown on Table 1 below. Since the demo board is practically designed to operate in **Cr**itical **c**onduction **m**ode, OVT pin can be left floating or grounded to prolong the MOSFET's channel conduction period a bit compared 5to connecting it to Vcc. As a result, this would give the advantage of further reducing the conduction period of the MOSFET's (SR1 & SR2) body diode, thus achieving more efficient operation. Reducing the chance of having reverse current during the fast turn-off phase of the sync-fets is another strong reason for having this feature available.

The general observation during light load condition $(-10-20\%$ full load) is that a -0.5 to ~1.2% efficiency improvement was seen for OVT=Gnd compared to OVT=floating. This small difference is no longer significant when the load becomes heavy for CrCM operation.

5.2 Enable setting:

The IC is enabled by default knowing that EN pin is tied internally to VCC through a resistor. Having a jumper on J4 location will connect EN pin to Gnd and will immediately disable the internal gate drive circuit of the IR1166 IC. By putting a jumper J4 in/out would help the user to quickly evaluate the effect in efficiency by investigating the change in input power as a result of having SR fets working compared to just having an ordinary passive rectification offered by the body diode(s) when the gate drive is disabled.

CAUTION :

This demo board is basically designed for evaluation of functionality of IR1166 IC. The users may disable the IC by shorting J4 EN to GND for quick testing at full load but with care should be taken. It is strongly advise not to load more than 4.6 - 6Amp with IR1166 disabled for a prolong period of time $(>\frac{1}{m})$. This is to prevent damaging the MOSFET's body diode due to overheating when the load current passes through the mosfets' body diode while SRs are turned-OFF. Never power-up the unit without shorting J5.

5.3 Minimum ON Time (MOT) setting:

MOT setting is used to de-sensitize the IC from multiple change in Vsd during the turn-ON phase of SRs which is cause by the ringing of the secondary winding voltage (Vsec). MOT can be adjusted through Rs18 (according to AN1087 simplified equation $\mathbf{R}_{\text{MOT}} = 2.5 \times 10^{10}$ *t_{mot}) and is chosen to be 400 ns which is usually enough to ignore the parasitic noises at Vsd in a quasi-resonant switching converters such as this demo board.

5.4 Mosfet Selection Design Tips

Application note AN1087 has made it easy to understand the calculations required in flyback sync-rect driving circuits using IR1166 IC. Choosing the right mosfet(s) to satisfy the performance–cost requirement of any sync rect design should be simple as well.

Voltage rating:

SRs should also follow similar equation in most flyback design as shown below:

Vsd > k*[Vo + (VDCin_{max} /(Npri/Nsec))] where k =1.1 to 1.4 as a quard band for startup stress due to leakage spike.

Rds_{ON} rating:

Generally, it is easy to meet >1% system efficiency improvement if the conduction loss of the SRs becomes twice smaller than normal passive rectification approach. This is to achieve better thermal performance especially if the designer wishes to consider not having too bulky and heavy heatsink in the design, but take note that it would still be largely dependent on the size PCB copper area allotted to the SRs. We should also consider the estimated Rdson at 25˚C (normally shown in the datasheet) would be approximately ~1.8 times higher at Tj=125˚C. As a rule of thumb, we will base our calculation on these assumptions to simplify the mosfet selection criteria.

For typical 100V Schottky rectifiers, V_f is around \sim 600 mV (ωT j=125°C), so in this case we should find a 100-V mosfet(s) with lower Rdson which will have a ~150mV max Vsd at rated full load current (**Ioave**). For quick estimation of Isecrms, designer might find Fig. 9.1 useful to quickly estimate **Isecrms** since **Ioave** is normally given as standard design specs.

6.0 TEST WAVEFORMS

6.1.1 Transient Test

┑

International
IGR Rectifier

Т

6.2 Ripple & Noise Measurement

6.3 Dynamic Load Test (0 – 100% rated load, +/- 800mA/usec)

6.4 Startup & UVLO Test

Ch1 : Vin DC 50V/div, Ch2 : Vgate

Ch3 : Vcc IR1166 IC Plot B : Zoom of Vgate (Ch2)

7.0 LINE/ LOAD REGULATION TEST

7.2 System Efficiency Test

Table 3

Fig. 7.2A System Efficiency with OVT = Gnd Fig. 7.2B System Efficiency w/ OVT = Float

7.3 Thermal Verification

Note : All case temperature in °C.

8.0 Summary :

This demo board showcases the performance of IR1166 SmartRectifier Control IC to drive mosfets (as synchronous rectifiers) by simple fast-rate direct-voltage-sensing technique. It also featured the flexibility of the IC to cope with different current conduction modes of flyback converter designs.

The low-side synchronous rectification is fully demonstrated in this demo board, which operates in variable frequency critical conduction mode (VF-CrCM). This configuration has lead to achieve better efficiency and a much simpler overall system design normally required in single output flyback high current applications such those use in laptop power adaptors.

This 100W demo board has shown the efficiency improvement using low voltage SO8 mosfets – replacing the traditional Schottky rectifiers - has brought a string of advantages such as avoiding the use of heavy heat sinks and simple gate drive circuit for the synchronous mosfets. This design simplification has resulted to saving in PCB area due to reduction of part counts and elimination of bulky heat sink.

9.1 Transformer turns ratio, Duty Cycle and Secondary Current Relationship

9.2 IRAC1166-100W +16V SR Demo Board Power Transformer Specification

Winding W1 : 15 turns 2 x AWG#20 Winding W2 : 5 turns 3 x TIW (0.55 mm) Winding W3 : 5 turns 3 x TIW (0.55 mm) Winding W4 : 5 turns AWG#30 Winding W5 : 5 turns 3 x TIW (0.55 mm) Winding W6 : 16 turns 2 x AWG#20 Core type : PQ3535 Ferrite material : PC44 TDK / Nicera equivalent

Lpri : 250uH +/-15% (pin 6-4) Finishing : Dip varnish / vacuum

10.0 IRAC1166-100W +16V Demo Board Bill of Material (BOM)

Rev.1A 18 August 2006 RD#0618 Page 23 of 24 WORLD HEADQUARTERS**:** 233 Kansas St., El Segundo, California 90245 Tel: (310) 252-7105 *http://www.irf.com/ Data and specifications subject to change without notice.*

